


Channel Estimation with Reduced RF Chains Prototype

Tierui Gong, Nir Shlezinger, Eli Laks, Moshe Namer, Harel Moalem, Maxim Meltsin and Yonina C. Eldar




$$\arg \max_{\mathbf{W}} tr \Big(\mathbf{Q}\mathbf{W}^* (\mathbf{W}\mathbf{Q}\mathbf{W}^*) \mathbf{W}\mathbf{Q}^* \Big)$$

s.t.
$$diag\{\mathbf{W}\mathbf{W}^*\} \le p_w diag\{\mathbf{I}\}$$

model, an optimal analog combiner is derived as

$\mathbf{W}_{cg} = \sqrt{p_w} \mathbf{U}^*$ First N_{rf} eigenvectors of **Q**

• The phase-shifter-only combiner is a projection of the optimal analog combiner on the feasible set determined by the controllable network



Technical Specification

Parameters	Value
Carrier frequency	$f_c = 1 \text{ GHz}$
Baseband bandwidth	BW = 125 MHz
DAC	4 channels, each 250 MSPS
ADC	4 channels, each $f_s = 250$ MHz

•

•


$\mathbf{W}_{pso} = \mathcal{P}$	$\mathcal{P}(\sqrt{p_w}\mathbf{U}^*)$
ا Projection o	perator $e^{j2\pi \angle \mathbf{U}}$


x_4	PS41 GS41
Signal Generator	PS44 GS44

 chann	-		-	2	2

Digital Receiver and Waveform Generator

Analog Combiner Board





- The analog combiner board combines the received data coming from 4 input channels into 2 RF-Chains
- Gains and phase shifters are easily configured by FPGA controller
- Each RF-Chain has 2 outputs, I and Q
- The analog combiner board is mounted on a single chassis

Graphic User Interface

Prototype Overall

Measurement Results



